



International Journal for Innovative Engineering and Management Research

A Peer Reviewed Open Access International Journal

www.ijiemr.org

COPY RIGHT

2017 IJIEMR. Personal use of this material is permitted. Permission from IJIEMR must be obtained for all other uses, in any current or future media, including reprinting/republishing this material for advertising or promotional purposes, creating new collective works, for resale or redistribution to servers or lists, or reuse of any copyrighted component of this work in other works. No Reprint should be done to this paper, all copy right is authenticated to Paper Authors

IJIEMR Transactions, online available on 14th Dec 2017. Link

[:http://www.ijiemr.org/downloads.php?vol=Volume-6&issue=ISSUE-12](http://www.ijiemr.org/downloads.php?vol=Volume-6&issue=ISSUE-12)

Title: **DESIGN AND IMPLEMENTATION OF BIT LEVEL OPTIMIZATION OF ADDER SW-TREE FOR MCM FOR FIR FILTER**

Volume 06, Issue 12, Pages: 429–435.

Paper Authors

RADHIKA GUDI, VASIREDDY RAMYA

Vaagdevi College of Engineering, Bollikunta, Warangal.



USE THIS BARCODE TO ACCESS YOUR ONLINE PAPER

To Secure Your Paper As Per **UGC Guidelines** We Are Providing A Electronic Bar Code

DESIGN AND IMPLEMENTATION OF BIT LEVEL OPTIMIZATION OF ADDER SW-TREE FOR MCM FOR FIR FILTER

¹RADHIKA GUDI,²VASIREDDY RAMYA

^{1,2}Assistant Professor, Vaagdevi College of Engineering, Bollikunta, Warangal

Abstract: Multiple constant multiplications (MCM) plot is generally utilized for actualizing transposed direct-shape FIR channels. While the examination concentrate of MCM has been on more successful normal sub-articulation disposal, the advancement of addertrees, which entirety up the figured sub-articulations for every coefficient, is generally discarded. In this paper, we have recognized the asset minimization issue in the booking of snake tree operations for the MCM piece, and displayed a blended whole number programming (MIP) based calculation for more proficient MCM-based execution of FIR channels. Test result demonstrates that up to lessening of region and decrease of energy can be accomplished on the highest point of as of now improved viper/subtractor system of the MCM square. A computerized channel is a framework that performs numerical operations on examined, discrete time flag to lessen or upgrade certain part of that flag. There are two sorts of computerized channel essentially utilized that are boundless reaction (IIR) channel and limited motivation reaction (FIR) channel.

Keywords: Spilling Content, Leakage Detection, Traffic Pattern, Degree of Similarity.

I. INTRODUCTION

A limited drive reaction (FIR) channel is a channel whose motivation reaction (or reaction to any limited length input) is of limited term, since it settles to zero in limited time. This is as opposed to limitless drive reaction (IIR) channels, which may have inside criticism and may keep on responding uncertainly (generally rotting) The motivation reaction (that is, the yield in light of a Kronecker delta contribution) of a Nth-arrange discrete-time FIR channel endures precisely $N + 1$ tests (from first nonzero component through last nonzero component) before it at that point settles to zero. FIR channels can be discrete-time or consistent time, and advanced or simple. The immediate shape has one enormous

expansion at the yield, which maps well in different gathering unit (MAC) operations on an advanced flag preparing (DSP) processor however equipment usage is mind boggling. The immediate shape likewise needs additional pipeline registers to lessen postponement of the snake tree. The transposed type of FIR channel as of now has enlists between the adders and accomplish high throughput and less deferral without including any additional pipeline enlists between the adders. The transposed shape likewise has numerous little expansion isolated by postpone component. The quantity of defer component is more in the transposed shape and adding postpone component to the

structures. It makes the plan speedier, demonstrates the immediate type of FIR channel in which the yield is gotten by playing out the simultaneous increases of individual deferred signals and separate channel coefficients, trailed by amassing of the considerable number of items.), the contributions to the multiplier are the present information flag $x[n]$ and coefficients. The consequences of individual multiplier experience snake square and postpone components. , there are many papers on the plans and executions of lowcost or rapid FIR channels. A limited motivation reaction (FIR) channel is an advanced channel that chips away at computerized inputs. An advanced channel is a framework that performs scientific operations on examined, discrete time flag to decrease or improve certain part of that flag. There are two sorts of computerized channel for the most part utilized that are boundless reaction (IIR) channel and limited motivation reaction (FIR) channel. FIR remains for Finite IR channels, while IIR remains for Infinite IR channels. IIR and FIR channels are used for filtration in advanced frameworks. FIR channels are all the more broadly being used, in light of the fact that they vary accordingly. FIR channels have just numerators when contrasted with IIR channels, which have the two numerators and denominators.

II.LITERATURE REVIEW

D. R. Bull and D. H. Horrocks: The creators layout an outline procedure for the acknowledgment of advanced separating structures with altogether lessened quantities of basic number juggling operations. The

coordinated non-cyclic charts which result from the plan calculation totally depict the channel mathematically and might be mapped specifically onto equipment or programming acknowledge. Vertex modification, retiming and edge disposal strategies are exhibited which encourage the age of a consistent chart with a productive assignment of pipeline registers. A case of the strategy is given for somewhat serial acknowledgment utilizing somewhat level pipeline. A. G. Dempster and M.D. Macleod: The computational multifaceted nature of VLSI computerized channels utilizing settled point double multiplier coefficients is typically ruled by the quantity of adders utilized as a part of the usage of the multipliers. It has been demonstrated that utilizing multiplier pieces to misuse excess over the coefficients brings about critical decreases in multifaceted nature over strategies utilizing canonic signed digit (CSD) portrayal, which thusly are less mind boggling than standard twofold portrayal. Three new calculations for the outline of multiplier squares are portrayed: a proficient adjustment to a current calculation, another calculation giving better outcomes, and a half and half of these two which exchanges off execution against calculation time. Huge investment funds in channel usage cost over existing procedures result in every one of the three cases. For a given word length, it was discovered that a limit set size exists above which the multiplier piece is to a great degree liable to be ideal. In this area, plan calculation time is significantly lessened.

Existing Method: In Existing Design Wallace and modified Booth multipliers,

have been proposed, the full flexibility of a multiplier is not necessary for the constant multiplications, since filter coefficients are fixed and determined beforehand by the DSP algorithms. Hence, the multiplication of filter coefficients with the input data is generally implemented under shift adds architecture, where each constant multiplication is realized using addition/subtraction and shift operations in an MCM operation.

II. SYSTEM DESIGN

A. Proposed Method

We present a method of derivation of equivalent addertrees to minimize the adder tree resource. We have developed the cost model of the shift-ADD/SUB network by bit-level analysis, which could be reduced by suitable scheduling of operations on the adder-tree. A great deal of research has been done to develop effective algorithms to identify the optimal set of non-redundant sub expressions to achieve the minimum number of logic operators and the minimum logic depth of the MCM

B. Module:

- Absolute shift propagation
- Edge Shifts
- Absolute shift propagation
- MCM Operation 1
- MCM operation 2
- Greedy scheduling

C. Module Description

1. Adder-Tree Scheduling Problem

Given input terms $T = \{ \}$ and their earliest arrival time/delay D_i , the objective of an

adder-tree scheduling algorithm is to define an assignment of binary addition and subtraction operations to sum up the input terms such that the total delay to produce the final output is minimized.

2. Greedy Adder-Tree Scheduling

The common practice of handling the summation of CS terms of each coefficient is to use the tree-height minimization algorithm [10] to produce a height optimum adder-tree. The tree-height minimization algorithm iteratively collapses the pair $\{T_i, T_j\}$ with smallest delays using an ADD/SUB to form a new term with delay $\max(D_i, D_j) + 1$, until a single term is reduced to. Fig. 2 gives an example of the schedule for an adder-tree on the left with minimum delay




Fig1. Composition of the MCM block.

(a) MCM and common sub expressions.

(b) Term network and addertrees for each coefficient




Fig2. (a) an example adder-tree with delays and signs on each input term,

(b) An internal schedule with minimum delay.

Note that either a positive or negative sign is associated with each input term (see Fig. 3.2(a)), which denotes whether the corresponding term should be added to or subtracted from the summation. These signs also determine whether an addition operation or a subtraction operation should be used when the algorithm collapses a pair of terms in the adder-tree based on the following rules. (1) If two input edges are of the same sign, an ADD will be used; otherwise, it will be a SUB. (2) The sign of the output edge is always the same as that of the “left” input edge (i.e., the minuend edge in the subtraction case). Using these two rules, it is possible that the final term producing the summation result may carry a negative sign, such that a negation is needed after the adder-tree to correct the value. For an FIR filter, results from multiple adder trees are accumulated by a structural adder-register line. So the negation can be eliminated by replacing the structural adder with a subtractor (see coefficient C1 in Fig. 1 for an example).

3. Cost Model

In order to quantify and minimize the hardware cost of the adder-tree, we model the cost of ADD/SUB operations in this section based on the ripple carry implementation, which is most area efficient and will be picked up by the hardware compiler whenever the timing allows. Without loss of generality, for a single ADD/SUB operation, the pair of its input operands may be of different bit-widths, and one of them is to be left shifted by certain bit positions. We enumerate all the scenarios of shift-add/sub operations in Fig4.




Fig3. Cost of ADD/SUB operation under various input scenarios. Notations: FA— Full Adder, above line— inverter (INV). (a),(b) Cases for ADD. (c),(d),(e),(f) Cases for SUB.

The cost calculation is done separately in three bitsegments. Starting from the least significant bit (LSB), the 1st segment covers the bit positions up to but not including the first bit of the shifted operand; the 3rd segment covers the bits corresponding to the

sign extension bits of the sign extended operand; the 2nd segment takes the rest of the bit positions. Two cases of ADD operation are shown in Fig. 3(a) and (b). In both cases, the 2nd and 3rd segments are implemented by one Full Adder (FA) per bit, while the 1st segment cost nothing than wiring. Four cases of SUB operation are shown in Fig. 3(c)–(f). In the first two cases where the shift is with the minuend, the 1st segment is implemented by FAs with invertors on the minuend bits, except for a single special case at the LSB using direct wire connection¹ to save a pair of FA and inverter.




Fig4. (a) Adder-tree by greedy scheduling algorithm.

(b) Bit-level resource optimal adder-tree.

The 1st segments for the last two cases are wires. The 2nd segment for all cases is implemented in pairs of FAs and invertors. For the 3rd segment, when the sign extension bits are from the subtrahend, invertors are not needed since these bits simply take the value of the inverted sign of the subtrahend. This cost model is verified experimentally from synthesis results of

Synopsis Design Compiler for ASICs, and is applicable to cases where either or both of input operands are unsigned signals.

D. Motivational Example


The number of operators on an adder-tree is determined by the number of input terms the coefficient uses from the term network. For a input adder-tree N-1, operators are required. A motivational example in Fig. 4 shows the key differences between a greedily scheduled adder-tree based on the height minimization algorithm and the resource optimized addertree of the same height. First, the bit widths² of intermediate nodes are significantly smaller. For example, while other adder-tree nodes are of similar bit widths, the one in the second layer is only of 7-bits in the optimal adder-tree (Fig. 4(b)) compared to 14-bits of the non-optimal adder-tree. Note that wider bit width signal may contribute further to higher hardware cost when input to the next layer of operators. Second, subtractions with shift on the subtrahend also reduces operators' cost. For example, for base bit width of 8-bits, the operator performing "1 << 4 - 1" on Fig. 4(a) costs 11 FAs and 7 INVs according to the cost model, while the operator performing "1 - 1 << 4" on Fig. 4(b) costs 8 FAs and 8 INVs. In total, the optimal adder-tree sums up to 30 FAs and 20 INVs, while the non-optimal one is of 40 FAs and 7 INVs. Assuming the ratio of resource consumption of an FA to that of an INV is around 8 to 1, nearly 18% resource is reduced by using the optimal adder-tree in this example. Note that the adder-tree also determines the type of operators used for its structural accumulation. An output edge

carrying a (Plus 1 to inverted LSB is equivalent to wiring of the LSB and moving the plus 1 to the second LSB. This optimization is done by most synthesis tools. This refers to additional bitwidth imposed by the ADD/SUB network on top of the base bit width of input signal.) “-” sign requires a SUB on the accumulation line, which usually consumes more hardware than an ADD. For linear phase FIR filters where coefficients are symmetric, each adder-tree corresponds to 2 structural operators.


E. Logic Depth Relaxation

The clock performance of the entire FIR filter is decided by the largest of the delays of all coefficients. Assuming the delay of an ADD/SUB operator to be 1 unit, the delay of the constant multiplication by a coefficient can be simply measured by the number of ADD/SUB steps on a maximal path in the part of the network corresponding to the coefficient. We generally use logic depth to describe the required ADD/SUB steps. For a coefficient whose logic depth is less than the filter’s logic depth, incrementing (relaxing) its logic depth may reduce the resource consumption.

III. RESULTS



Block diagram of MCM block



RTL Schematic of MCM block



Simulation result for the proposed adder SW tree.

IV. CONCLUSION

In this paper, we have recognized the asset minimization issue in the planning of snake tree operations for the MCM square of transposed direct-shape FIR channel, and exhibited a MIP-based calculation for correct piece level asset improvement. Test result demonstrates that up to diminishment of region and can be accomplished over as of now improved ADD/SUB systems of MCM pieces. Encourage investigation of effective heuristic calculations for asset minimization of viper trees of FIR channels should be possible later on

REFERENCES

[1] Smart card access control system.<http://www.smartkeyrfid.com>.

[2] Digi international, <http://www.digi.com>.

[3] L. Aksoy, C. Lazzari, E. Costa, P. Flores, and J. Monteiro, "Design of digit-serial FIR filters: Algorithms, architectures, and a CAD tool," *IEEE Trans. Very Large Scale Integration (VLSI) Syst.*, vol. 21, no. 3, pp. 498–511, Mar. 2013.

[4] M. B. Gately, M. B. Yeary, and C. Y. Tang, "Multiple real-constant multiplication with improved cost model and greedy and optimal searches," in *Proc. IEEE ISCAS*, May 2012, pp. 588–591.

[5] M. Kumm, P. Zipf, M. Faust, and C.-H. Chang, "Pipelined adder graph optimization for high speed multiple constant multiplication," in *Proc. IEEE ISCAS*, May 2012, pp. 49–52.

[6] P. K. Meher and Y. Pan, "Mcm-based implementation of block fir filters for high-speed and low-power applications," in *Proc. VLSI and System-on-Chip (VLSI-SoC)*, 2011 IEEE/IFIP 19th Int. Conf., Oct. 2011, pp. 118–121.

[7] Feng Lu; Xiaoshengchen; ye, T. T., "performance analysis of stacked RFID tags." 2009 IEEE international conference on RFID.

[8] Floerkemeier c sarma s an overview of RFID system interfaces and reader protocols, RFID, 2008 IEEE international conference.

[9] R. Mahesh and A. Vinod, "A new common subexpression elimination algorithm for realizing low-complexity higher order digital filters," *IEEE Trans. Computer-Aided Des. Integr. Circuits Syst.*, vol. 27, no. 2, pp. 217–229, 2008.

[10] Y. Voronenko and M. Püschel, "Multiplierless multiple constant multiplication," *ACM Trans. Algorithms*, vol. 3, no. 2, 2007.

[11] L. o'Gorman, "Comparing passwords, tokens, & Biometrics for the user authentication, proceedings of the IEEE, Dec 2003.

[12] D. maltoni, D. manio, A. K. Jain & S. prabhakar *Hand book of finger print recognition*, springer 2003.

[13] I. C. Park and H. J. Kang, "Digital filter synthesis based on minimal signed digit representation," in *Proc. Design Autom. Conf. (DAC)*, 2001. conference patterns recognition (ICPR) (Sep-2000) vol. 1, PP. 25-29.

[14] Prabhakar, S., Wang, J., Jain, A. K., Pankanti, S., and Bolle, R. Minutiae verification & classification for finger print matching. In *proc. 15th international*

[15] Abutaleb and Kamal (1999). Abutaleb A. S. and Kamal m., "A genetic algorithm for the estimation of ridges in finger prints", *IEEE transaction On image processing*, vol. 8, no. 8, p. 1134, 1999.



International Journal for Innovative Engineering and Management Research

A Peer Reviewed Open Access International Journal

www.ijiemr.org