



COPY RIGHT

2017 IJIEMR. Personal use of this material is permitted. Permission from IJIEMR must be obtained for all other uses, in any current or future media, including reprinting/republishing this material for advertising or promotional purposes, creating new collective works, for resale or redistribution to servers or lists, or reuse of any copyrighted component of this work in other works. No Reprint should be done to this paper, all copy right is authenticated to Paper Authors

IJIEMR Transactions, online available on 27th March 2015. Link :

<http://www.ijiemr.org/downloads.php?vol=Volume-6&issue=ISSUE-5>

Title: A Three-Phase Multilevel Hybrid Switched-Capacitor Pwm PFC Rectifier for High-Voltage-Gain Applications.

Volume 06, Issue 05, Page No: 2153 – 2158.

Paper Authors

* **BANOTH RAMBABU, G.SATISH.**

* Avanthi's Scientific Technological and Research Academy.



USE THIS BARCODE TO ACCESS YOUR ONLINE PAPER

To Secure Your Paper As Per **UGC Guidelines** We Are Providing A Electronic Bar Code

A THREE-PHASE MULTILEVEL HYBRID SWITCHED-CAPACITOR PWM PFC RECTIFIER FOR HIGH-VOLTAGE-GAIN APPLICATIONS

***BANOTH RAMBABU, **G.SATISH**

*PG Scholar, Dept of EEE (POWER ELECTRONICS), Avanthi's Scientific Technological and Research Academy, Gunthapally, Hayathnagar, Rangareddy, TS, India

**Associate Professor, Dept of EEE, Avanthi's Scientific Technological and Research Academy, Gunthapally, Hayathnagar, Rangareddy, TS, India

ABSTRACT

This paper presents a three-phase multilevel power factor correction rectifier using the hybrid switched-capacitor concept is proposed. The converter is suitable for high-voltage-gain applications from conventional three-phase low-voltage sources. The three-level voltage operation reduces the weight and bulk of the magnetic devices. The main advantages of the proposed converter are low number of active switches, high voltage gain, sinusoidal currents, low voltage stress across all components, and simple control. Both steady-state and dynamic analyses are investigated.

I. INTRODUCTION

For low-power levels, single-phase voltage multiplier circuits are often employed due to robustness and simple operation. With the increase of the power load, the use of three-phase converters becomes necessary. However, mechanisms should be provided to reduce the voltage stress across the components and increase the ac current quality. In a three-phase symmetrical multistage voltage multiplier has been presented. This converter merges three voltage multiplier cells connected to isolated three-phase voltage source to achieve high gain conversion. It has the advantage that all semiconductors are subjected to low voltage, which allows the operation with high dc-link voltage. As a drawback, the capacitors operate at the grid frequency, leading to an increase of the bulk and weight of the conversion system. Moreover, the ac currents have high harmonic distortion due to absence of active control. Because of related problems, in a three-phase step-up multiplier with a switching device is proposed. It comprises a three-phase diode bridge connected to a boost converter and a voltage multiplier cell. The voltage gain can be increased by just adding diode-capacitor cells.

The active switch is subjected to low voltage and the capacitors operating at high frequency.

In contrast, the ac currents do not have the shape of the input voltages; thus, the unitary power factor is not possible. In order to increase the ac current quality, three-level pulse width modulation (PWM) rectifiers have become an interesting alternative to three-phase applications. They feature high performance for power factor correction (PFC) operation, high efficiency, and high power density. On the other hand, these converters are suitable for low dc-link voltage (lower than 1000 V). To higher dc-link voltages, converters with four and five levels are more attractive. However, the number of active switches and voltage sensors is increased substantially, raising the cost and complexity of the system. Recently, The ac output voltage of the matrix converter is connected to a single voltage multiplier, from which a high voltage gain is achieved. Furthermore, the currents have sinusoidal shape, resulting in a power factor nearly unity. A drawback of this concept is the high number of active switches required for power conversion. Due to troubles related to listed

topologies, a three-phase multilevel PFC rectifier for high-voltage-gain applications is proposed in this paper. This new topology integrates a three level boost PFC converter with a diode–capacitor cell, resulting in a hybrid concept1 with high-voltage-gain conversion and PFC operation, simultaneously.

II. OPERATION PRINCIPLE OF THE PROPOSED CONVERTER

A) Features of the Proposed Converter

The proposed converter is shown in Fig. The topology comprises six active switches, 2 18 fast diodes, six slow diodes, and 12 capacitors. It presents the PFC operation and has gain twice of to one-fourth of the output voltage V_o having, therefore, considerable reduction of the switching losses, enabling the use of low-voltage devices.




Fig. 1. Proposed high-gain three-phase multilevel hybrid switched-capacitor PWM PFC rectifier.

The voltage across the capacitors $Ck i,j$, $i \in \{1, 2, 3\}$, $j \in \{A,B\}$, $k \in \{a, b, c\}$, has the self-regulation ensured by the PWM modulator, and therefore, the use of the voltage sensors is not necessary for these capacitors. For the output voltage regulation, two voltage sensors are necessary. At switching terminals a , b , and c , three-level voltages can be generated leading to reduction of bulk of the magnetics devices, increasing the current quality and power density. The capacitors $C_{o,j}$ are connected to load and they must meet hold-up time requirements.

B) Principle of Operation and Switching States

Through of the sign of the currents and state of the switches, the topological stages can be determined. In total, there are 25 possible states. In this paper, only six topological stages will be described. In Fig. 2, the switching states valid to $i_{g,a} > 0$, $i_{g,b} < 0$, $i_{g,c} < 0$, and $i_{g,c} > i_{g,b}$ are depicted. For simplicity, the input ac voltage sources $v_{g,k}$, $k \in \{a, b, c\}$, inductors L_b , and load resistance R_L are omitted in the figure. In the following, the basic principle of operation of the three-phase hybrid PFC rectifier is explained based on some simplifying assumptions: 1) the converter operates in the steady state; 2) the voltage across the capacitors $Ck i,j$, $v_k C_{i,j}$, is ripple-free and approximately equal to $V_o/4$; 3) the voltage $v_k C_{1,j}$ is simultaneously slightly higher than $v_k C_{3,j}$ and slightly lower than $v_k C_{2,j}$; 4) all components are ideal; The other switching stages have similar operation and, therefore, will not be explored herein. The topological stages shown in Fig. 2 are listed in Table I. The remaining voltage vectors, related to switching states, are not listed in the table, but they can be found by easily knowing the sign of the input currents and the state of the switches. It can be noted in all operation stages that the maximum voltage stress on the each device is $V_o/4$. As previously

mentioned, this feature enables the use of semiconductors with lower voltage ratings.




Fig. 2. Topological stages of the proposed three-phase converter valid to $i_{g,a} > 0, i_{g,b} < 0, i_{g,c} < 0$, and $i_{g,c} > i_{g,b}$: (a) state $V0 = (0, 0, 0)$; (b) state $V1 = (0, -1, 0)$; (c) state $V2 = (0, -1, -1)$; (d) state $V3 = (1, -1, -1)$; (e) state $V4 = (1, -1, 0)$; (f) state $V5 = (1, 0, 0)$.

III. CONTROL STRATEGY

In principle, any control strategy used in conventional unidirectional three-level PWM rectifiers may be extended for the proposed converter. Due to simplicity and acceptance in the literature, the synchronous reference frame control strategy is employed in this paper. The control scheme and the block diagram are shown in Figs, respectively.




Fig 3. Synchronous reference frame control strategy applied to the proposed converter.




Fig4. Control block diagram of the proposed converter.

and, where input currents and input/output voltages are measured to guarantee PFC operation and partial output voltage regulation. Because there is no connection between the midpoint o and the neutral point n , only two currents are necessary to perform the control. The input currents $i_{g,a}$ and $i_{g,b}$ are converted to i_d and i_q components through the transformation block $abc/dq0$. The angle ωt is synchronized with the positive sequence of the grid voltages, and it is extracted from the PLL block. The grid voltages $v_{g,a}$ and $v_{g,b}$ are also used to feed forward loop of the duty cycles. The current error of the d - and q -axes is fed to their respective regulators $C_j(s)$, $j \in \{d, q\}$, where the output signals, added to feed forward signals v_{ffj} , generate the modulation signals m_d and m_q [cf., Fig. 8]. In order to establish the instantaneous output voltage v_o regulation, the partial output voltages v_{op} and v_{on} are measured. The dc-voltage loop generates the direct axis current reference i_d^* by means of the difference between v_o and voltage reference V_o^* . The voltage error is fed to the proportional integral regulator $C_v(s)$, where its output corresponds to i_d^* . For the unity power factor, the quadrature axis current reference should be set to 0. To ensure that the voltages v_{op} and v_{on} have the same average value, an additional dc-voltage balance control loop is

required. As a result, a zero-axis modulating signal m_0 is generated. In Section IV-D, the zero-sequence component will be detailed where a transfer function will be derived.

IV. SIMULATION RESULTS

A) SIMULATION MODEL OF EXISTING SYSTEM




Fig 5 MATLAB/SIMULINK diagram of existing model




Fig.6 simulation output waveforms of existing system

B) SIMULATION MODEL OF EXTENSION SYSTEM




Fig 7 SIMULATION MODEL OF EXTENSION SYSTEM




Fig.8 Simulation Output Waveforms Of Extension System




Fig.8. SIMULATION MODEL OF INPUT CURRENT OF SRM DRIVE IN EXISTING SYSTEM




Fig.9 SIMULATION MODEL OF INPUT CURRENT OF SRM DRIVE IN EXTENSION SYSTEM

CONCLUSION

A three-phase hybrid switched-capacitor multilevel PFC PWM rectifier aiming high-voltage-gain applications has been presented in this paper. This topology use, at the same time, the inductive storage and the switched-capacitor concept to achieve a high voltage conversion and PFC operation, simultaneously. The three-level operation enables the bulk/weight reduction of the magnetic components. The main feature are low number of active switches and the fact of all

components are subjected to one-fourth of output voltage, allowing the use of reduced ratings power semiconductor devices. A suitable control scheme has been presented, where it can be seen that synchronous reference frame strategy, used in conventional three-level converters, can also be employed in the proposed converter. Transfer functions for the design of the current regulators and voltage regulators were presented. In summary, the current topologies, presented in the introduction, have interesting features for high-voltage-gain applications, but do not have at same time high voltage gain, robustness, low number of active switches and sinusoidal-shape currents. Because of this, the proposed concept presented may be an attractive alternative to high voltage gain in three-phase rectification, with low impact to the grid.

REFERENCES

- [1] H. Takano, J. Takahashi, J. Sun, and M. Nakaoka, "Comparative study of resonant and non-resonant dc-dc converter with parasitic LC components of high-voltage transformer," in Proc. 33rd IAS Ann. Meeting Ind. Appl. Conf., Oct. 1998, vol. 2, pp. 1580–1587 vol. 2.
- [2] L.-S. Yang, T.-J. Liang, and J.-F. Chen, "Transformerless dc-dc converters with high step-up voltage gain," IEEE Trans. Ind. Electron., vol. 56, no. 8, pp. 3144–3152, Aug. 2009.
- [3] S. Iqbal, "A three-phase symmetrical multistage voltage multiplier," IEEE Power Electron. Lett., vol. 3, no. 1, pp. 30–33, Mar. 2005.
- [4] I. Kobougias and E. Tatakis, "Optimal design of a half-wave Cockcroft–Walton voltage multiplier with minimum total capacitance," IEEE Trans. Power Electron., vol. 25, no. 9, pp. 2460–2468, Sep. 2010.
- [5] C.-M. Young, M.-H. Chen, and C.-C. Ko, "High power factor transformerless single-stage single-phase ac to high-voltage dc

- converter with voltage multiplier," *IET Power Electron.*, vol. 5, no. 2, pp. 149–157, Feb. 2012.
- [6] S. Iqbal, "A hybrid symmetrical voltage multiplier," *IEEE Trans. Power Electron.*, vol. 29, no. 1, pp. 6–12, Jan. 2014.
- [7] Y. Berkovich, A. Shenkman, B. Axelrod, and G. Golan, "Structures of transformerless step-up and step-down controlled rectifiers," *IET Power Electron.*, vol. 1, no. 2, pp. 245–254, Jun. 2008.
- [8] J. Kolar and F. C. Zach, "A novel three-phase utility interface minimizing line current harmonics of high-power telecommunications rectifier modules," in *Proc. 16th Int. Telecommun. Energy Conf.*, Oct. 1994, pp. 367–374.
- [9] Y. Zhao, Y. Li, and T. Lipo, "Force commutated three level boost type rectifier," *IEEE Trans. Ind. Appl.*, vol. 31, no. 1, pp. 155–161, Jan. 1995.
- [10] T. Soeiro and J. Kolar, "Analysis of high-efficiency three-phase two- and three-level unidirectional hybrid rectifiers," *IEEE Trans. Ind. Electron.*, vol. 60, no. 9, pp. 3589–3601, Sep. 2013.
- [11] M. Heldwein, S. Mussa, and I. Barbi, "Three-phase multilevel PWM rectifiers based on conventional bidirectional converters," *IEEE Trans. Power Electron.*, vol. 25, no. 3, pp. 545–549, Mar. 2010.
- [12] M. S. Ortmann, S. Mussa, and M. L. Heldwein, "Three-phase multilevel PFC rectifier based on multistate switching cells," *IEEE Trans. Power Electron.*, vol. 30, no. 4, pp. 1843–1854, Apr. 2015.
- [13] T. Soeiro and J. Kolar, "Analysis of high-efficiency three-phase two- and three-level unidirectional hybrid rectifiers," *IEEE Trans. Ind. Electron.*, vol. 60, no. 9, pp. 3589–3601, Sep. 2013.
- [14] K. Corzine and J. Baker, "Reduced-parts-count multilevel rectifiers," *IEEE Trans. Ind. Electron.*, vol. 49, no. 4, pp. 766–774, Aug. 2002.
- [15] A. Ruderman, "Three-phase multi-level PWM rectifier multi-carrier discontinuous voltage modulation strategy," in *Proc. Eur. Conf. Power Electron. Appl.*, Sep. 2007, pp. 1–9.
- [16] C.-M. Young, H.-L. Chen, and M.-H. Chen, "A Cockcroft–Walton voltage multiplier fed by a three-phase-to-single-phase matrix converter with PFC," *IEEE Trans. Ind. Appl.*, vol. 50, no. 3, pp. 1994–2004, May 2014.
- [17] M. Evzelman and S. Ben-Yaakov, "Simulation of hybrid converters by average models," *IEEE Trans. Ind. Appl.*, vol. 50, no. 2, pp. 1106–1113, Mar. 2014.
- [18] D. F. Cortez, G. Waltrich, J. Fraigneaud, H. Miranda, and I. Barbi, "DCDC converter for dual voltage automotive systems based on bidirectional hybrid switched-capacitor architectures," *IEEE Trans. Ind. Electron.*, vol. PP, no. 99, pp. 1–1, 2014.
- [19] Z. Amjadi and S. Williamson, "A novel control technique for a switchedcapacitor-converter-based hybrid electric vehicle energy storage system," *IEEE Trans. Ind. Electron.*, vol. 57, no. 3, pp. 926–934, Mar. 2010.
- [20] D. F. Cortez and I. Barbi, "A family of high voltage gain single-phase hybrid switched-capacitor PFC rectifiers," *IEEE Trans. Power Electron.*, vol. 30, no. 8, pp. 4189–4198, Aug. 2015.