



COPY RIGHT



2018 IJIEMR. Personal use of this material is permitted. Permission from IJIEMR must be obtained for all other uses, in any current or future media, including reprinting/republishing this material for advertising or promotional purposes, creating new collective works, for resale or redistribution to servers or lists, or reuse of any copyrighted component of this work in other works. No Reprint should be done to this paper, all copy right is authenticated to Paper Authors

IJIEMR Transactions, online available on 15th Nov 2018. Link

[:http://www.ijiemr.org/downloads.php?vol=Volume-07&issue=ISSUE-12](http://www.ijiemr.org/downloads.php?vol=Volume-07&issue=ISSUE-12)

Title: **A NOVEL INTERLEAVED DUAL BUCK FULL-BRIDGE THREE-LEVEL INVERTER (IDBFTI) IS PROPOSED FOR THE GRID-CONNECTED SYSTEM**

Volume 07, Issue 12, Pages: 200–204.

Paper Authors

MOLLA MAHAMMAD RAFIK, SHAIK SHAREEF, MD.FIROZ ALI

Nimra College of Engineering & Technology, A.P., India.



USE THIS BARCODE TO ACCESS YOUR ONLINE PAPER

To Secure Your Paper As Per **UGC Guidelines** We Are Providing A Electronic Bar Code

A NOVEL INTERLEAVED DUAL BUCK FULL-BRIDGE THREE-LEVEL INVERTER (IDBFTI) IS PROPOSED FOR THE GRID-CONNECTED SYSTEM

MOLLA MAHAMMAD RAFIK¹, SHAIK SHAREEF², MD.FIROZ ALI³

¹Student, M.Tech (PE), Nimra College of Engineering & Technology, A.P., India.

²Assistant Professor, Dept. of Electrical & Electronics Engineering, Nimra College of Engineering & Technology, A.P., India.

³Associate Professor and Head, Dept. of Electrical & Electronics Engineering, Nimra College of Engineering & Technology, A.P., India.

¹rafi-rafigani227@gmail.com

Abstract—The technology of interleaved parallel inverter is one of the major ways to solve the above problems. It retains the advantages of interleaved parallel technology for inverter as follows: reducing the output ripple current and the total harmonic distortion of the output current, increasing the power density of system, and reducing the current stress and thermal stress of power devices. Besides, it can solve the problem of zero sequence circulation current (ZSCC) in interleaved inverter system by the circuit structure, and it also has the advantages of no shoot-through problem, no reverse recovery of the body diode, and three-level output. The interleaved inverter circuits share two power-frequency switches, which are resized for each specific application, and it is easier to extend the system by improving current capability of the two switches. The working principle of this system is introduced in detail. Test results verify the principle and the excellent performance of IDBFTI.

Keywords: THREE-LEVEL INVERTER, ZERO SEQUENCE CIRCULATION CURRENT (ZSCC), POWER DENSITY.

INTRODUCTION

A novel interleaved dual buck full-bridge three-level inverter (IDBFTI) is proposed for the grid-connected system in this project. The multiply interleaved technology can increase the equivalent switching frequency and decrease switching frequency of each parallel inverter. Besides, the voltage stress of power devices, the switching loss, and the conduction loss can also be reduced. As the power of single inductor reduces by N^2 , where N is the number of parallel inverters, the volume and weight of system can be reduced and its dynamic property is improved. In recent years, there are a lot of research works and applications about interleaved parallel inverter. For example, the interleaved half-bridge inverter was used for grid-connected power generation with inductor filter. By interleaved switches, soft switching was

realized and losses of body diode reverse recovery were eliminated. Interleaved modulation strategy was then used in cascade multilevel inverter, which decreases the output ripple and filter. The interleaved control strategy was used in buck/boost converter with double tube, which reduces the magnetic components. In order to further reduce the current ripple, or achieve the goal of optimizing the magnetic parts, the magnetic integration technology and matrix transformation technology of interleaved inverter were studied. Modulation strategies of interleaved inverters include: phase shift, phase disposition (PD), phase opposite disposition, and alternate phase opposite disposition. In view of the nonlinear link for the digital control, a new control method was proposed in the three-route

interleaved fixed-frequency quasi-sliding mode control method was proposed for the inverter parallel system to realize zero output ripple (called zero average dynamics in the project) and three phase decoupling control. In [19], the method of optimized space vector modulation for interleaved parallel inverter was proposed to minimize ripple current. The disturbance processing method of interleaved inverter with coupled inductor based on a discrete-time decoupling network was proposed the repetitive control was used for interleaved parallel inverters in Yet, there still exists some issues about the inverter interleaved parallel technology to be discussed. Pan and Liao demonstrated that there was a flow path for ZSCC in the parallel inverter system. In some interleaved inverter systems with inductive magnetic coupling, the current of each leg are coupled, and the systems are actually complex multiinput and multioutput systems, so the problem of ZSCC becomes more complex.

greater than zero, $Q2$ is turned ON and $Q1$ is turned OFF, when it is less than zero, $Q2$ is turned OFF and $Q1$ is turned ON. The inverter works in half-cycle mode. It means that the buck circuit 1 consisting of power switches $S1$, $Q1$, $Q2$, freewheeling diode $D1$, filter inductor $L1$, and filter capacitor Cf starts to work when the output current i_o is in the positive half-cycle. While in the negative half cycle, the buck circuit 2 composed of power switches $S2$, $Q1$, $Q2$, freewheeling diode $D2$, filter inductor $L2$, and filter capacitor Cf works. The proposed IDBFTI is constructed on the basis of the circuit in Fig. 1 by adopting interleaved parallel technology. The inverter adopts the unipolar frequency doubling SPWM for dual buck circuit to guarantee the waveform of output current, and PI controller is used as the closed-loop control strategy. As shown in Fig. 2, the part 1 is the first inverter circuit I, the part 2 as the second inverter circuit II. The duty cycle of switches S_a and S_b are the same with that of corresponding switches $S1$ and $S2$ in one switching cycle, but the driving signals of S_a and S_b have half-switching cycle lag, so the ripple frequency of total current is doubled and the total output ripple current is reduced. In addition, the two circuits share two power frequency switches $Q1$ and $Q2$, which can be resized for each specific application, and it is easy to extend the system by improving current capability of the two switches. The decrease of the current through switches $S1$, $S2$, S_a , S_b , reduces the conduction loss of the switches and further increases the power levels of the inverter.




Fig.1. Dual buck full-bridge three-level inverter sim

DUAL BUCK FULL-BRIDGE THREE-LEVEL INVERTER (IDBFTI)

Fig. 1 shows the topology of DBFTI. The specific system operation is described as follows: The driving signals of power switches $Q1$ and $Q2$ are produced by the over zero comparing circuit based on the grid voltage. When the grid voltage is




Fig. 1 Dual buck full-bridge three-level inverter




Fig. 2 Interleaved dual-buck full-bridge three-level inverter

ANALYSIS OF WORKING CONDITION OF IDBFTI

Key waveforms of IDBFTI are shown in Fig. 3.

1) Stage $t_0 \sim t_1$: During this stage, the grid voltage and grid current are both greater than zero, and Q_2 is turned ON, Q_1 is turned OFF, inductive current $i_{L2} = i_{Lb} = 0$, $i_{c1} = i_{L1}$, $i_{c2} =$ follows:

Mode 1: As shown in Fig. 4(a), power switches S_1 , S_a and Q_2 are turned ON and S_2 , S_b and Q_1 are turned OFF, so current i_{L1} , i_{La} rises linearly.

Mode 2: As shown in Fig. 4(b), power switches S_a , Q_2 are turned ON and S_1 is turned OFF. Current i_{L1} flows through D_1 and decreases linearly. Current i_{La} rises linearly.

Mode 3: As shown in Fig. 4(c), power switches S_1 , Q_2 are turned ON and S_a is turned OFF. Current i_{La} flows through D_a and decreases linearly. Current i_{L1} rises linearly.

Mode 4: As shown in Fig. 4(d), power switches Q_2 is turned ON and S_1 and S_a are turned OFF. Current i_{L1} flows through D_1 and decreases linearly. Current i_{La} flows through D_a and decreases linearly.




Fig. 3 Key waveforms of IDBFTI at full load


2) Stage $t_1 \sim t_2$: This stage is the dead time between the drive signals of switches Q_1 and Q_2 . The dead time is set to avoid shoot-through problem of switches Q_1 and Q_2 . The switches are just turned ON and OFF once in a power frequency cycle, so the influence of dead time can be ignored. The shoot-through problem of low frequency legs has only a small impact on the output current. During this stage, Q_2 is turned OFF and Q_1 is not already turned ON. At the time t_1 , the inductive current i_{L1} and i_{La} are also greater than zero. The circuit contains two working modes as follows:

Mode 5: As shown in Fig. 4(e), power switches S_1 , S_a , Q_2 , S_2 , S_b , Q_1 are turned OFF. $u_0 > 0$, $i_{L1} > 0$, $i_{La} > 0$. Current i_{L1} flows through D_1 and decreases linearly. Current i_{La} flows through D_a and decreases linearly. Output current i_o flows through the body diode of Q_1 and decreases.


Mode 6: As shown in Fig. 4(f), power switches S_1 , S_a , Q_2 , S_2 , S_b , Q_1 are turned OFF. $u_0 > 0$. Currents i_{L1} and i_{La} fall down to zero. The inverter does not operate during this time. During the stage $t_2 \sim t_4$, the grid voltage is in the negative half-cycle. The switch Q_1 is turned ON and Q_2 is turned OFF, and the working process of inverter is symmetrical with the process in the

positive half-cycle, which is shown in Fig. 5. Pan and Liao [22] demonstrate that there is a flow path for zero sequence circulation current (ZSCC) in the inverter parallel system. Here, the interleaved half-bridge inverter is taken for example to analyze the path of circulation current. As shown in Fig. 6, when the interleaved parallel strategy is used, switch $S1$ of half-bridge inverter A and the switch $S4$ of half-bridge inverter B can conduct during the interval $[t0, t1]$ in Fig. 7. When working in discontinuous current mode, the inverter will generate circulation current $i_{bias}(i_{bias} = iL2)$, which flows through two half-bridge inverters, and the current $iL2$ of half-bridge inverter B is reversed, so the current flowing through the load $i_o(i_o = iL1 + iL2)$ will be reduced relatively. Consequently, there will be several problems such as additional power losses, lower efficiency, and increased device stress. However, switch $S1$ of IDBFTI just works in the positive half-cycle of output current and switch Sb of IDBFTI is opposite, so they will not be turned ON at the same time and the circulation current will also not be generated. Fig. 8 shows the working modes of the interleaved dual buck inverter, while the top switches are not turned-on simultaneously. The freewheeling current flow through diode, which prevents the reverse current to flow, so there is no circulation current and the polarity of current i_{c2} is the same with that of current i_{c1} .


SIMULATION RESULTS



Control method of IDBFTI sim



waveforms of IDBFTI at full load 1



waveforms of IDBFTI at full load 2

CONCLUSION

In this project, a new IDBFTI is proposed, circuit operation is analyzed in detail, and the simulation and experimental verification are conducted. By the theoretical analysis and the simulation results, the proposed topology has the following advantages:

- 1) It retains the advantages of interleaved parallel technology as follows: promoting the equivalent switching frequency, reducing the switching frequency of parallel unit, reducing the output

current ripple, decreasing the total harmonic distortion of the output current.

2) It retains the advantages of dual buck full-bridge three level inverter as follows: high conversion efficiency, no shoot-through problem, no reverse recovery of body diode. And there is also no circulation current in the inverter, solving the problem of ZSCC in inverter interleaved system by the circuit structure.

3) The interleaved circuits share two power-frequency switches, which can be resized for each specific application, and it is easier to extend the system by improving current capability of the two switches.

The IDBFTI effectively solves the contradiction between the inverter power level and the conversion efficiency, the ripple, the filter of the system, which makes it an excellent candidate in high-reliability and high-efficiency applications, such as grid connected inverters and new energy power generation.

REFERENCES

[1] M. Prodanovic and T. C. Green, "Control and filter design of three-phase inverters for high power quality grid connection," *IEEE Trans. Power Electron.*, vol. 18, no. 1, pp. 373–380, Jan. 2003.

[2] J. Dannehl and F. Wilhelm Fuchs, "Investigation of active damping approaches for PI-based current control of grid-connected pulse width modulation converters with LCL filters," *IEEE Trans, Ind. Appl.*, vol. 46, no. 4, pp. 1509–1517, Jul./Aug. 2010.

[3] P. Jeannin, D. Frey, Y. Avenas, K. Guepratte, and H. Stephan, "Fault tolerant 24 kVA interleaved inverter," in *Proc. Energy Convers. Cong.Expo.*, 2012, pp. 1733 – 1738.

[4] K. Guepratte, D. Frey, P-O.Jeannin, H. Stephan, and J.-P.Ferrieux, "Fault tolerance on interleaved inverter with magnetic couplers," in *Proc. 25th IEEE Appl. Power Electron. Conf. Expo.*, 2010, pp. 1817–1824.

[5] D. M. A. Avila, B. Cougo, T. Meynard, and G. Gateau, "Reconfigurable parallel interleaved

three-phase inverter for aeronautical applications," in *Proc. Electr. Syst. Aircraft, Railway Ship Propulsion*, 2012, pp. 1–6.

[6] W.Yao, Z. Lu, H. Long, and B. Li "Research on grid-connected interleaved inverter with L filter," in *Proc. 1st Int. Future Energy Electron. Conf.*, 2013, pp. 87–92.

[7] Y. Yisheng, C. Min, and Q. Zhaoming, "A soft-switching interleaved three-level inverter," in *Proc. 25th IEEE Appl. Power Electron. Conf.Expo.*, 2010, pp. 1503–1507.

[8] B. Johnson, P. Krein, and P. Chapman, "Photovoltaic AC module composed of a very large number of interleaved inverters," in *Proc. 26th IEEE Appl. Power Electron. Conf. Expo.*, 2011, pp. 976–981.

[9] H. Xiao, S. Xie, W. Chen, and R. Huang, "An interleaving double-switch buck-boost converter for PV grid-connected inverter," in *Proc. IEEE Energy Convers. Congr.Expo.*, 2010, pp. 2642–2646.

[10] C. Gautier, F. Adam, E. Laboure, and B. Revol, "EMC behavior of PWM inverter structure based on coupled interleaved cells using intercell transformers," in *Proc. 14th Eur. Conf. Power Electron. Appl.* 2011, pp. 1–10.

[11] S. A. Diaz Contreras and P. CabaleiroCortizo, "Simple control technique for interleaved inverters with magnetically coupled legs," *Power Electron.*, vol. 6, no. 2, pp. 353–363, 2012.